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ABSTRACT 
 
We observed that there are two limitation with conventional Mosfet, especially Sub- 
threshold swings .Its minimum value is 60mv/decade. But we cannot get less sub- 
threshold swing with conventional Mosfet. 
In order to decrease Sub-threshold further , we use tunnel FET’s  to reduce swing to 
some-what less value  than conventional mosfet .Tunnel- fet is working on tunneling 
effect , which require less input voltages to decrease band gap due to presence of p-i- 
n region  . There are also very low OFF- current in tunnel – FET. In tunnel–fet there 
is low power consumption. 
The TFET works on band-to-band tunneling (BTBT)principle , which will be 
studied . 
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CHAPTER-1 INTRODUCTION 
 
 
 
At initial stage of Mosfet which is invented and patented by Lilienfeld and heil in the year 1930, 
but it was successfully demonstrated in 1960. At initial stage of invention there were lots 
technological problem. These problems especially associated with control and reduction of the 
surface area interface between  semiconductor and the oxide  layer.  Initially,  only “depletion- 
mode” was available, initially which required negative voltage to the gate to deplete an existing n- 
type channel. In depletion-mode device having a conducting channel between source and drain 
without applying any gate voltages. Fabrication of new device by applying reduction in surface 
area, which enabled us to fabricate a device which do not have initial conducting channel between 
source and drain. Such devices are referred to as “enhancement-mode” devices. In this devices 
the electrons at oxide-semiconductor are concentrated in a thin (~10 nm thick) “inversion layer”. 
Now a day, we mostly use enhancement –mode devices. 
 
 
 
MOSFET stands for metal oxide field’s effect transistor, which act as a voltage- controlled current 
device. It is a device in which current at two probes i.e source and drain is controlled by action of 
electric field at another probe gate having in – between semiconductor and metal very a thin metal 
oxide layer. MOSFETS mainly encompasses of four parts namely source(S) , gate(G) , drain(D), 
and body(B) terminals. The body is connected with source terminals, making it a three- terminal 
device. Since these two normally connected to each other, making it a three- terminal device. 
 
 
 
FIGURE 1.1[1] 
 
 
 
TWO COMPLEMENTARY DEVICES :- 
 
   n- channel devices (n-MOSFET) on p-Si Substrate 
   P- channel devices (p-MOSFET) on n-Si Substrate 
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1.1 TYPES OF MODES IN A MOSFET 
 
 
In  enhancement  mode  MOSFETs  ,  voltage  applied  across  the  gate  and  hence  it  creates  a 
conducting channel between the source and drain contact via the field effect . As term 
“enhancement” define before , its name already give us a idea of something to enhance …that 
mean in during channel creation , it enhance the conductivity   with increase of gate voltages , 
which adds more no. of electrons to channel , it also referred to as the inversion layer . There are 
two types of channel, one channel which contain electrons known as nMOSFET or nMOS and one 
channel which contains hole is known as pMOSFET or  pMOS. But  with substrate it totally 
opposite in type so, nMOS is made with a p-type substrate, and pMOS with an n-type substrate. 
 
 
 
 
 
 
FIGURE -1.1.2[2]                                        FIGURE-1.1.3[3] 
 
 
 
 
With voltage across Vgs = 0 V, then there is creation very thin channel, as we increases the gate 
voltages, the channel width gets enhances . 
 
There are pair of n-region across drain and source electrode. As we increase the gate voltages, 
the large no. of hole pull to p-type substrate and electrons push towards n- region under the 
drain and source electrode.  As we increase the gate voltages the channel width gets more thick . 
so , there is large flow of current from drain to source under electric field created by metal oxide 
and semiconductor layer. [1] 
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1.2 THREE OPERATIONAL MODES:- 
 
1 .Cut-off mode: 
 
    There are some condition to operate in cut-off reason: 
  Vgs < Vt , Vgd < Vt with Vds> 0. Where Vt threshold voltages of the devices . In , this 
condition there is no current between drain and source Id = 0 , because according to 
threshold model , the transistor is in off condition. 
 
2. Linear or triode regime: 
  Condition for triode regime :- 
Vgs > Vt , Vgd > Vt and Vgd >0 
In this reason transistor is in ON mode .During ON mode ,there is formation of thick layer 
of channel . Due to this channel there is flow of current between drain and source. MOsfet 
work like a resistor , and it is totally controlled by gate voltages relative to both the source 
and drain voltages . The drain current between drain and source electrode is [2] 
 
 
 
 
 
Where W is the gate width , L is the gate length and Cox is the gate oxide capacitance per 
unit area . 
 
 
 
3.Saturation mode 
    Condition for Transistor to operate in Saturation mode:- 
     VGS > VT  (induced channel) 
    , VGD < VT (pinched – off channel) 
     (VDS > 0) 
 
In this mode  ID is independent of VDS . 
 
In saturation region  , the drain voltages is more than that of gate voltages . The saturated 
MOSFET behave as an ideal current source whose value is controlled by gate voltage 
.According to the non-relationship in below equation :- 
 
 
 
This is equation based on some assumption ..But if we further increase the drain voltages ,this 
voltages drop across the narrow depletion region between the end of the channel and the drain 
region . This voltages accelerate across the electrons that reach the drain end of channel and 
sweeps them across the depletion region into the drain. However ,the channel length is in 
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effect reduced. This show the weak dependent on drain voltages and controlled primarily by 
the gate- source voltages, and modeled approximately as: 
 
 
 
The additional factor invoving lamda , is a channel length moudulation parameter , this 
equation shows that there is drain 
current depend on drain voltages 
. 
 
` 
 
FIGURE 1.2[4] 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    KEY DEPENDENCIES:- 
    VDS increases ------------ Id increases(higher electric field ) 
    Vgs increases -------------Id increases(higher electron conc.) 
    L increases ------------  Id decreases(lower lateral electric  field ) 
    W increases --------------Id increases (wider conduction band) 
 
 
 
 
1.3 DISADVANTAGES FACED BY CONVENTIONAL MOSFET: 
 
 
 
There are many limitation faced by conventional MOSFET . A theory coined by Robert H. 
Dennard proposed a scaling theorem, according to which electric field remain constant throughout 
. According to that we decreased VDD by 20% , VT decreased by its half value , this actually did 
not   happen with conventional MOSFET , when we decreased VDD by some value but VT 
decreased significantly very less. Due to which gate overdrive decreased significantly, because of 
that ON- current decreases and dynamic speed deceased which affect the device performance. 
There are two possible solution to eliminate this problem with conventional MOSFET. 
1-       Either VDD can stay higher than it should wiyh constant field scaling or, 
2-       VT can be scaled down more aggressively 
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In order to maintain the level of gate overdrive value, VDD has slow down drastically .When VDD 
did not decreased significantly ,then there lots of power loss 
PDynamic = FCLVDDpow(2) 
Where f is frequency and CL is total switched capacitive load 
Pstatic = lleak VDD 
Where l leak is sum of leakage currents in device when the MOSFET is in the off- 
state. 
 
The main disadvantage of conventional Mosfet is :- 
1-It has high power consumption 
2-It has threshold swing around 60 mv/decade .we cannot reduced further in case conventional 
MOSFET. 
 
1.4. THRESHOLD- SWING :- 
 
It is feature of MOSFET’s current – voltage characteristic .It is defined as the change in  gate 
voltage required to change the drain current by one decade.[4] 
 
 
 
Where Vg is the gate voltage and Id is the drain current. 
 
 
 
FIGURE 1.4[5] 
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1.5-TUNNEL FET 
 
 
 
 
1.5.1 INTRODUCTION:- 
 
Tunnel FETs also referred as TFETs or Tunneling FETs , for replacement of conventional 
MOSFETs . It can be used for low power consumption application. It also offer very low 
threshold swing .It is used for low power consumption because ,it has very high OFF-current 
.Other things which help for low power consumption ,because of their quantum tunneling 
barrier. When the device turn On , the carrier must have to tunnel through barrier for current 
to flow between drain and source. When this devices turn off it posses very large barrier for 
carriers ,which does not an carrier to flow this barrier .Because of that there is no current 
floe between drain and source.It made very low OFF- current(approx.-e-17A).Which is very 
less than conventional MOSFET. 
 
 
 
 
 
 
FIGURE 1.5.1[6] 
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1.5.2 Structure and its operation: 
 
Tunnel fets are gated p-i-n diodes . To operate it ,first we have to apply reversed biased across 
drain and source and a voltage is applied at gate. Reversed   bias is used across p-i-n diodes to 
create tunneling . Now , there are two types of TFETs-one NMOS ,in which n is drain and p is 
source and +ve voltage is applied across gate. Other TEFTs is PMOS , in p+ is drain and n_ is 
source and –ve voltage us applied at gate. When –ve gate voltage is applied to gate . The energy 
bands in the intrinsic under the gate are lifted and energy barrier close enough for band to band 
tunneling between valence band of intrinsic region and conduction band of n+ region. When +ve 
voltage is applied at gate , then intrinsic region are pushed down and tunneling take between 
valence band of p+ region and conduction band of intrinsic region.[3] 
 
The energy barrier’s width between the intrinsic region and p+ regions is played a vital role in ON- 
current of TUNNEL-FETs, the current depend exponentially on barrier width. The barrier width 
start to saturate   at high Vgs. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
FIGURE 1.5.2[7] 
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figure 1.5.3[8]   
TRANFER CHARCTERISTICS TO VARIOUS DIELECTRICS
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CHAPTER 2. SIMULATION USING ATLAS 
 
 
All 3-D programs in ATLAS supports structures made public on 3D prismatic meshes. 
 
Structures might have absolute geometries in two dimensions and include multiple slices at intervals  
 
the dimension .There area unit two ways in which for creating a 3D structure which is able to be  
 
used with ATLAS. a method is through the command syntax of ATLAS, in our own means is  
 
through associate degree interface to DEVEDIT3D. [5] 
 
Mesh generation 
Normally, slices are created perpendicular to the Z axis. The mesh is triangular in XY however 
Rectangular in XZ or YZ planes. 
 
Region,Electrode, and Doping definition 
 
To Define a Structure” also covers the definition of 2D regions, electrodes and doping profiles. 
To extend the regions into 3D, use the Z.MIN and Z.MAX parameters. For example: 
 
REGION    NUM=2    MATERIAL=Silicon    X.MIN=0    X.MAX=1    Y.MIN=0    Y.MAX=1 
Z.MIN=0 Z.MAX=1 
ELECTRODE    NAME=gate    X.MIN=0    X.MAX=1    Y.MIN=0    Y.MAX=1    Z.MIN=0 
Z.MAX=1 
DOPING     GAUSS     N.TYPE     CONC=1E20     JUNC=0.2     Z.MIN=0.0 
Z.MAX=1.0 
 
For  2D  regions  or  electrodes  defined  with  the  command  language,  geometry is  limited  to 
rectangular shapes. Similarly, in 3D regions and electrodes are composed of rectangular 
parallelepipeds. 
 
 
The models available are 
 
 
MOBILITY 
Thomas (ANALYTIC)  
Table for 300K (CONMOB) 
Arora’s Model (ARORA) 
Lombardi’s Model (CVT) 
Yamaguchi Model (YAMA) 
Parallel Field Dependence (FLDMOB) 
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Recombination 
Shockley Read Hall (SRH) 
Concentration dependent lifetime SRH (CONSRH) 
Klaassen’s concentration dependent lifetime SRH (KLASRH) 
Optical Recombination (OPTR ) 
Auger (AUGER) 
Bulk and interface traps (TRAP, INTTRAP) 
Continuous defect states (DEFECT) 
 
 
Generation 
Crowell Impact Ionization (IMPACT CROWELL) 
Hot Electron Injection (HEI) 
Single Event Upset (SINGLEEVENTUPSET) 
 
 
Carrier Statistics 
Boltzmann (default)  
Quantum Mechanical Effects (QUANTUM) 
Band Gap Narrowing (BGN) 
Incomplete Ionization (INCOMPLETE) 
Fermi (FERMI)
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CHAPTER 3: RESULTS AND DISCUSSIONS 
 
 
DESIGN 1 : SIMULATED STRUCTURE OF TUNNEL-FET FOR CHECKING ENERGY 
BAND-LEVELS 
 
 
 
 
 
 
 
Region 1-silicon dioxide layer has length of 2nm at the top of source, drain and gate 
Region 2-gate region has length of length of 40 nm and  width of 10 nm 
Region 3- buried oxide or sio2 layer of has length of 60nm and  width of 250nm 
Region 4-substrate of si below insulator of has length of 60nm and  width of 100nm 
Region 5-source region has length of 10 nm and width of 10nm 
Region 6-drain region has length of 10nm and width of 10 nm 
Hence by dividing into specific regions, the structure was designed adequately. The box 
region is made up of sio2.and substrate is made up of silicon. 
The doping concentration in region2---uniform, p-type 2x10
17
 
The doping concentration in region3---uniform, p-type 2x10
17
 
The doping concentration in region5---uniform, n-type 10
20
 
The doping concentration in region6---uniform, n-type 10
20
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BAND ENERGY DIAGRAMS FOR DIFFERENT VALUES OF Vds 
 
 
(A) Vds = 0 V 
 
 
 
 
(B)Vds = 0.5V 
 
 
 
 
 
 
 
( C )Vds = 1 V 
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(D) Vds  =  1.5V 
 
 
 
 
 
 
 
ANALYSIS : 
It can be seen that by as the gate voltage is increased , the conduction band and the valence 
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band converge more , thus allowing the tunnel effect to take place easily. 
 
 
TRANSFER CHARACTERISTICS 
 
 
 
ANALYSIS: 
 
 
The curve between drain current vs gate voltage was plotted by taking a constant 
vds=0.5v.Different values of drain currents were obtained for different values of 
gate bias voltage. So the above characteristics were obtained as shown in the above 
curve. 
It can be seen that current is nearly same when gate voltage is less , but as gate 
voltage increases the curve of the fet with more drain voltage increases more than 
the others. 
. 
P a g e | 20  
DESIGN 2 : SIMULATED STRUCTURE OF TUNNEL FET FOR 
ANALYSING OFF-CURRENTS 
 
 
 
 
 
 
 
 
Region 1-silicon dioxide layer has length of 2nm at the top of source, drain and gate 
Region 2-gate region has length of length of 40 nm and  width of 10 nm 
Region 3- buried oxide or sio2 layer of has length of 60nm and  width of 250nm 
Region 4-substrate of si below insulator of has length of 60nm and  width of 100nm 
Region 5-source region has length of 10 nm and width of 10nm 
Region 6-drain region has length of 10nm and width of 10 nm 
Hence by dividing into specific regions, the structure was designed adequately. The box 
region is made up of sio2.and substrate is made up of silicon. 
The doping concentration in region2---uniform, p-type 2x10
17
 
The doping concentration in region3---uniform, p-type 2x10
17
 
The doping concentration in region5---uniform, n-type 10
20
 
The doping concentration in region6---uniform, n-type 10
20
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TRANSFER CHARACTERISTICS (Id vs Vgs  curve) 
 
 
 
 
 
 
 
 
ANALYSIS: 
It can be observed that in the graph the FET  with drain voltage =0.5 V has low off-current as 
well as low on-current. 
The FET with drain voltage = 1 V has more off-current and more on-current than the previous 
FET 
The FET with drain voltage =1.5 V has same off-current as the previous one but has highest 
on-current. 
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DESIGN 3 : SIMULATED STRUCTURE OF TUNNEL FET FOR OUTPUT 
CHARACTERISTICS 
 
 
 
 
 
Region 1-silicon dioxide layer has length of 2nm at the top of source, drain and gate 
Region 2-gate region has length of length of 40 nm and  width of 10 nm 
Region 3- buried oxide or sio2 layer of has length of 60nm and  width of 250nm 
Region 4-substrate of si below insulator of has length of 60nm and  width of 100nm 
Region 5-source region has length of 10 nm and width of 10nm 
Region 6-drain region has length of 10nm and width of 10 nm 
Hence by dividing into specific regions, the structure was designed adequately. The box 
region is made up of sio2.and substrate is made up of silicon. 
The doping concentration in region2---uniform, p-type 2x10
17
 
The doping concentration in region3---uniform, p-type 2x10
17
 
The doping concentration in region5---uniform, n-type 10
20
 
The doping concentration in region6---uniform, n-type 10
20
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OUTPUT CHARACTERISTICS 
 
 
The Id vs Vds graph 
 
 
 
 
 
 
 
 
Analysis: 
 
The above curve was obtained by taking a constant gate voltage = 0.5 V . Different values of drain 
current was plotted against different values of drain voltage. 
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FUTURE SCOPE 
 
Although the tunnel fet has lower OFF-current than the conventional MOSFET, both 
have relatively similar ON-current. So increasing the ON-current is a big challenge 
ahead. Certain methods are proposed like Double-Gate Silicon Tunnel FETs. 
 
Semi-classical analytical models describing the two different tunneling parts in a 
TFETs: point tunneling and line tunneling will be improved as well as the BTBT 
modeling in indirect semiconductors such as grapheme which behaves as a direct 
semiconductor in TFETs. 
 
The study of BTBT in indirect semiconductors will help demonstrate the impact of 
field-induced quantum confinement in TFET’s. 
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CONCLUSION 
 
In the above analysis we found that the electrical characteristics and performance of 
a TFET is better than a general MOSFET.As  a possible successor to the MOSFET, 
it has a lower off-current than its predecessor. Due to low off-current the power 
dissipation is every low. 
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APPENDIX 
 
 
1.SOFTWARE MODELLING OF TUNNEL-FET FOR CHECKING ENERGY BAND- 
LEVELS 
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2.SOFTWARE MODELLING FOR TUNNEL FET FOR TRANSFER  
CHARACTERISTICS 
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